Enter into Zilicon Zone

VLSI-world's feed

RocketTheme Joomla Templates


Read more...
VHDL Glossary

IEEE Std 1076-2002 - IEEE Standard VHDL Language Reference Manual, Copyright © 2006 by the IEEE. The IEEE disclaims any responsibility or liability resulting from the placement and use in this product. Information is reprinted with the permission of the IEEE. Further distribution is not permitted without consent of the IEEE Standards Department. If there is any  questions please  contact admin.


A
You can always search for entries.

Begins withContainsExactly matches

Submit Term/definitions/company

All | A | B | C | D | E | F | G | H | I | K | L | M | N | O | P | Q | R | S | T | U | V | W


There are 265 entries in the glossary.
Pages: «1 2 3 4 5 6 7 8 9 »
Term Definition
Resolution functionA user-defined function that computes the resolved value of a resolved signal.
 
Resolution limitThe primary unit of type TIME (by default, 1 femtosecond). Any TIME value whose absolute value is smaller than this limit is truncated to zero (0) time units.
 
Resolved signalA signal that has an associated resolution function.
 
Resolved valueThe output of the resolution function associated with the resolved signal, which is determined as a function of the collection of inputs from the multiple sources of the signal.
 
Resource libraryA library containing library units that are referenced within the design unit being analyzed.
 
Result subtypeThe subtype of the returned value of a function.
 
ResumeThe action of a wait statement upon an enclosing process when the conditions on which the wait statement is waiting are satisfied. If the enclosing process is a nonpostponed process, the process will subsequently execute during the current simulation cycle. Otherwise, the process is a postponed process, which will execute during the final simulation cycle at the current simulated time.
 
Right ofWhen a value V1 and a value V2 belong to a range and either the range is an ascending range and V2 is the predecessor of V1, or the range is a descending range and V2 is the successor of V1.
 
SatisfyA property of a value with respect to some constraint. The value is said to satisfy a constraint if the value is in the subset of values determined by the constraint.
 
Scalar typeA type whose values have no elements. Scalar types consist of enumeration types, integer types, physical types, and floating point types. Enumeration types and integer types are called discrete types. Integer types, floating point types, and physical types are called numeric types. All scalar types are ordered; that is, all relational operators are predefined for their values.
 
ScopeA portion of the text in which a declaration may be visible. This portion is defined by visibility and overloading rules.
 
Selected nameSyntactically, a name having a prefix and suffix separated by a dot. Certain selected names are used to denote record elements or objects denoted by an access value. The remaining selected names are referred to as expanded names.
 
Sensitivity setThe set of signals to which a wait statement is sensitive. The sensitivity set is given explicitly in an on clause, or is implied by an until clause.
 
Sequential statementsStatements that execute in sequence in the order in which they appear. Sequential statements are used for algorithmic descriptions.
 
Shared variableA variable accessible by more than one process. Such variables must be of a protected type.
 
Short-circuit operationAn operation for which the right operand is evaluated only if the left operand has a certain value. The short-circuit operations are the predefined logical operations and, or, nand, and nor for operands of types BIT and BOOLEAN.
 
SignalAn object with a past history of values. A signal may have multiple drivers, each with a current value and projected future values. The term signal refers to objects declared by signal declarations or port declarations.
 
Signal transformA sequential statement within a statement transform that determines which one of the alternative waveforms, if any, is to be assigned to an output signal. A signal transform can be a sequential signal assignment statement, an if statement, a case statement, or a null statement.
 
Simple nameThe identifier associated with a named entity, either in its own declaration or in an alias declaration.
 
Simulation cycleOne iteration in the repetitive execution of the processes defined by process statements in a model. The first simulation cycle occurs after initialization. A simulation cycle can be a delta cycle or a time-advance cycle.
 
Single-object declarationAn object declaration whose identifier list contains a single identifier; it is called a multiple-object declaration if the identifier list contains two or more identifiers.
 
SliceA one-dimensional array of a sequence of consecutive elements of another one-dimensional array.
 
SourceA contributor to the value of a signal. A source can be a driver or port of a block with which a signal is associated or a composite collection of sources.
 
SpecificationA class of construct that associates additional information with a named entity. There are three kinds of specifications: attribute specifications, configuration specifications, and disconnection specifications.
 
Statement transformThe first sequential statement in the process equivalent to the concurrent signal assignment statement. The statement transform defines the actions of the concurrent signal assignment statement when it executes. The statement transform is followed by a wait statement, which is the final statement in the equivalent process.
 
Static nameA name in which every expression that appears as part of the name (for example, as an index expression) is a static expression (if every discrete range that appears as part of the name denotes a static range or subtype and if no prefix within the name is either an object or value of an access type or a function call).
 
Static rangeA range whose bounds are static expressions.
 
Static signal nameA static name that denotes a signal.
 
Static variable nameA static name that denotes a variable.
 
String literalA sequence of graphic characters, or possibly none, enclosed between two quotation marks (\"). The type of a string literal is determined from the context.
 


All | A | B | C | D | E | F | G | H | I | K | L | M | N | O | P | Q | R | S | T | U | V | W


Glossary & Definitions
VLSI-world.com