Enter into Zilicon Zone


RocketTheme Joomla Templates


Read more...
VHDL Glossary

IEEE Std 1076-2002 - IEEE Standard VHDL Language Reference Manual, Copyright © 2006 by the IEEE. The IEEE disclaims any responsibility or liability resulting from the placement and use in this product. Information is reprinted with the permission of the IEEE. Further distribution is not permitted without consent of the IEEE Standards Department. If there is any  questions please  contact admin.


You can always search for entries.

Begins withContainsExactly matches

Submit Term/definitions/company

All | A | B | C | D | E | F | G | H | I | K | L | M | N | O | P | Q | R | S | T | U | V | W


F
There are 6 entries in the glossary.
Pages: 1
Term Definition
File typeA type that provides access to objects containing a sequence of values of a given type. File types are typically used to access files in the host system environment. The value of a file object is the sequence of values contained in the host system file.
 
Floating point typesA discrete scalar type whose values approximate real numbers. The representation of a floating point type includes a minimum of six decimal digits of precision.
 
Foreign subprogramA subprogram that is decorated with the attribute \'FOREIGN, defined in package STANDARD. The STRING value of the attribute may specify implementation-dependent information about the foreign subprogram. Foreign subprograms may have non-VHDL implementations. An implementation may place restrictions on the allowable modes, classes, and types of the formal parameters to a foreign subprogram, such as constraints on the number and allowable order of the parameters.
 
FormalA formal port or formal generic of a design entity, a block statement, or a formal parameter of a subprogram.
 
Full declarationA constant declaration occurring in a package body with the same identifier as that of a deferred constant declaration in the corresponding package declaration. A full type declaration is a type declaration corresponding to an incomplete type declaration.
 
Fully boundA binding indication for the component instance implies an entity declaration and an architecture.
 


All | A | B | C | D | E | F | G | H | I | K | L | M | N | O | P | Q | R | S | T | U | V | W


Glossary & Definitions
VLSI-world.com