Enter into Zilicon Zone


RocketTheme Joomla Templates


Read more...
VHDL Glossary

IEEE Std 1076-2002 - IEEE Standard VHDL Language Reference Manual, Copyright © 2006 by the IEEE. The IEEE disclaims any responsibility or liability resulting from the placement and use in this product. Information is reprinted with the permission of the IEEE. Further distribution is not permitted without consent of the IEEE Standards Department. If there is any  questions please  contact admin.


You can always search for entries.

Begins withContainsExactly matches

Submit Term/definitions/company

All | A | B | C | D | E | F | G | H | I | K | L | M | N | O | P | Q | R | S | T | U | V | W


L
There are 14 entries in the glossary.
Pages: 1
Term Definition
Left ofWhen both a value V1 and a value V2 belong to a range and either the range is an ascending range and V2 is the successor of V1, or the range is a descending range and V2 is the predecessor of V1.
 
Left-to-right orderWhen each value in a list of values is to the left of the next value in the list within that range, except for the last value in the list.
 
Library unitThe representation in a design library of an analyzed design unit.
 
LinkageOne possible port mode. A design entity whose entity interface contains a port of mode linkage implies that the behavior of the design entity is not expressed in terms of VHDL semantics.
 
LiteralA value that is directly specified in the description of a design. A literal can be a bit string literal, enumeration literal, numeric literal, string literal, or the literal null.
 
Local genericAn interface object declared in a component declaration that serves to connect a formal generic in the interface list of an entity and an actual generic or value in the design unit instantiating that entity.
 
Local portA signal declared in the interface list of a component declaration that serves to connect a formal port in the interface list of an entity and an actual port or signal in the design unit instantiating that entity.
 
Locally static expressionAn expression that can be evaluated during the analysis of the design unit in which it appears.
 
Locally static nameA name in which every expression is locally static (if every discrete range that appears as part of the name denotes a locally static range or subtype and if no prefix within the name is either an object or value of an access type or a function call).
 
Locally static primaryOne of a certain group of primaries that includes literals, certain constants, and certain attributes.
 
Locally static subtypeA subtype whose bounds and direction can be determined during the analysis of the design unit in which it appears.
 
Longest static prefixThe name of a signal or a variable name, if the name is a static signal or variable name. Otherwise, the longest static prefix is the longest prefix of the name that is a static signal or variable name.
 
Loop parameterA constant, implicitly declared by the for clause of a loop statement, used to count the number of iterations of a loop.
 
Lower boundFor a range L to R or L downto R, the smaller of L and R.
 


All | A | B | C | D | E | F | G | H | I | K | L | M | N | O | P | Q | R | S | T | U | V | W


Glossary & Definitions
VLSI-world.com