VHDL Glossary | |
IEEE Std
1076-2002 - IEEE Standard VHDL Language Reference Manual, Copyright © 2006 by the
IEEE. The IEEE disclaims any responsibility or liability resulting from the
placement and use in this product. Information is reprinted with the permission
of the IEEE. Further distribution is not permitted without consent of the IEEE
Standards Department. If there is any questions please contact admin. | |
| You can always search for entries. | |
|
Submit Term/definitions/company | |
| Complete | A loop that has finished executing. Similarly, an iteration scheme of a loop is complete when the condition of a while iteration scheme is FALSE or all of the values of the discrete range of a for iteration scheme have been assigned to the iteration parameter. |
| Glossary & Definitions | |