VHDL Glossary | |
IEEE Std
1076-2002 - IEEE Standard VHDL Language Reference Manual, Copyright © 2006 by the
IEEE. The IEEE disclaims any responsibility or liability resulting from the
placement and use in this product. Information is reprinted with the permission
of the IEEE. Further distribution is not permitted without consent of the IEEE
Standards Department. If there is any questions please contact admin. | |
| You can always search for entries. | |
|
Submit Term/definitions/company | |
| Overloaded | Identifiers or enumeration literals that denote two different named entities. Enumeration literals, subprograms, and predefined operators may be overloaded. At any place where an overloaded enumeration literal occurs in the text of a program, the type of the enumeration literal must be determinable from the context. |
| Glossary & Definitions | |